A Practical Approach to VLSI System on Chip (SoC) Design

This is a preview of subscription content, log in via an institution to check access.

Access this book

Subscribe and save

Springer+ Basic €32.70 /Month

Buy Now

Price includes VAT (France)

Softcover Book EUR 84.39

Price includes VAT (France)

Hardcover Book EUR 116.04

Price includes VAT (France)

Tax calculation will be finalised at checkout

Other ways to access

About this book

Now in a thoroughly revised second edition, this practical practitioner guide provides a comprehensive overview of the SoC design process. It explains end-to-end system on chip (SoC) design processes and includes updated coverage of design methodology, the design environment, EDA tool flow, design decisions, choice of design intellectual property (IP) cores, sign-off procedures, and design infrastructure requirements. The second edition provides new information on SOC trends and updated design cases. Coverage also includes critical advanced guidance on the latest UPF-based low power design flow, challenges of deep submicron technologies, and 3D design fundamentals, which will prepare the readers for the challenges of working at the nanotechnology scale.

A Practical Approach to VLSI System on Chip (SoC) Design: A Comprehensive Guide, Second Edition provides engineers who aspire to become VLSI designers with all the necessary information and details of EDA tools. It willbe a valuable professional reference for those working on VLSI design and verification portfolios in complex SoC designs

Similar content being viewed by others

VLSI-SoC: An Enduring Tradition

Chapter © 2019

A Survey of Hardware and Software Co-design Issues for System on Chip Design

Chapter © 2016

Introduction

Chapter © 2014

Keywords

Table of contents (11 chapters)

Front Matter

Pages i-xxxiv

Introduction

System on Chip (SoC) Design

Pages 11-35

SoC Constituents

Pages 37-57

VLSI Logic Design and HDL

Pages 59-77

Synthesis and Static Timing Analysis (STA)

Pages 79-111

SoC Design for Testability (DFT)

Pages 113-133

SoC Design Verification

Pages 135-167

SoC Physical Design

Pages 169-197

SoC Physical Design Verification

Pages 199-214

SoC Packaging

Pages 215-228

Reference Designs

Pages 229-323

Back Matter

Pages 325-332

Authors and Affiliations

Co-founder and Advisor, Sensesemi Technologies Private Limited, Bangalore, India

About the author

Veena S. Chakravarthi is the co-founder and advisor of SenseSemi Technologies, Bangalore. She is a VLSI system architect. She holds a doctoral degree from Bangalore University for her research on generalized power optimization design methodologies for application-specific integrated circuits. Over the years, she has established herself as a leading system architect of communications, optical, and wireless semiconductor solutions with a wide range of expertise in high-performance and low-power systems on chips (SoCs). She started her career at ITI Limited, a premier public sector company, and later joined MindTree Consulting, where she developed wireless IPs in Bluetooth and WLAN technologies. She has worked for Centillium India Limited and Transwitch India Limited, where she was involved in developing Gigabit EPON chipsets and communication processors. She has been a technical consultant for the companies Ikanos Communications and Periera Ventures and vice president of Asarva Chips & Technologies. Dr. Chakravarthi has filed six patents and has two granted patents in the United States and India for inventions in VLSI and IoMT solutions. She is the author of the books A Practical Approach to VLSI System on Chip (SoC) Design: A Comprehensive Guide (Springer, 2019), Internet of Things and M2M Communication Technologies (Springer, 2021), and SoC Physical Design: A Comprehensive Guide (Springer, 2022). She has authored numerous papers on VLSI and healthcare and has held chair and vice-chair positions with the IEEE Nanotechnology Council (NTC), Bangalore Section. She is a senior IEEE member.

Bibliographic Information